Introduction
Ferroelectric memories have been extensively investigated for over two decades, but have only recently been emerging as a mainstream nonvolatile memory technology [1] [2] . FRAMs are distinguished by fast write speeds, low-voltage, low power operation, high cycling endurance and architectural flexibility. These memories have found applications in various sectors including business machines, instrumentation, medical equipment, industrial microcontrollers, radio frequency identification tags, etc. Production devices exhibit 10 14 write/read cycles and more than 10 years at 85ºC data retention [3] . This paper will provide an overview of the development of this technology from the ferroelectric capacitor development phase through its integration within a 130nm, 5LM copper CMOS platform through demonstration of its reliability.
Process Development
The operation of embedded FRAM at a low voltage of 1.5V dictates the growth of PZT films of about 70nm in order to achieve saturation electric field (~200kV/cm) at the low end of the operating voltage spec. Liquid source, metal organic chemical vapor deposition (MOCVD), coupled with low thermal budget rapid thermal annealing, is employed in fabricating the ferroelectric [4] . A noble metal bottom electrode and an oxide top electrode are used in the capacitor stack for better reliability. Fig. 1 is a plot of the switched polarization as a function of voltage at varying PZT thicknesses.
The FRAM module is formed between the CONT and MET1 levels of a standard 130nm CMOS logic process, using 5LM Cu backend [5] . The capacitor storage elements within the circuit are defined with a single-mask capacitor stack etch. The bi-level VIAs that connect MET1 to either the top of the capacitor or to the W plug are defined through a second mask. Fig. 2 is a representative scanning electron micrograph of the embedded FRAM integrated device. For this technology, thin film depositions had to be of high quality for manufacturable, reliable capacitor fabrication. Challenges in etch included being able to etch the capacitor stack with steep side walls, and removing the noble metal electrodes, while ensuring that the conducting species are not re-deposited along the sidewalls of the capacitor. To protect the PZT dielectric against hydrogen ingress from the copper backend processes, where H 2 is aplenty, it is encapsulated with a barrier layer.
Bit Array Characteristics and Reliability
To evaluate the intrinsic process, integration and test development, an 8Mb 1T-1C device served as the test vehicle; the main features of this device are available in [6] . A typical bit distribution histogram for the eFRAM array, following 5LM Cu metallization, is shown in Fig. 3 . Note an approximately 120mV separation (signal margin) between the "0" and "1" bit values at the bottom of the distribution for the non-delayed (~100ns) read instance, and roughly 50mV separation for the delayed (1s) read. Ferroelectric domain back-switching and relaxation effects, which occur in the ms regime, account for the difference between the two curves.
In ferroelectric memories, the primary data failure mechanisms are retention and fatigue, when confining to the industrial temperature range (-40C to 85C). Retention reliability study at wafer level involved a series of learning cycles. Through this, a screening methodology, employing thermal bakes, was developed to filter weak units. Data retention was evaluated using the standard "same state" and "opposite state" retention test methodology. Fig. 4 is a representative reference voltage Shmoo plot of wafers at time zero and 1000 hours retention bake at 125ºC. While the Data "0" state is not affected by the bake, Data "1" shows a signal degradation of about 10%. Wafers with data separation margin greater than the critical minimum for screen have shown no bit fails. Units with margins lower than the set minimum at the beginning of the bake failed either the SS read due to thermal depolarization at the high temp bake step, or failed OS read after a period of time as imprint reduced the margin to below the sensing limits. Fig.  5 shows the signal distribution of the cycled bits compared with that of the non-cycled bits. No signal margin degradation is seen, indicating robust stability of the array through the tested 5.4x10 13 cycles. High temperature operating life (HTOL) test can be considered as a combined effect of endurance and retention bake. HTOL patterns exercise the FRAM in a manner similar to SRAM with a variety of bit access patterns [7] . The margin increases initially from the bit accesses and switching, but with longer stress (~750hrs), the high temperature causes imprint signal reduction, as shown in Fig. 6 . Reliability can be ensured during normal operation through screening, as discussed in the preceding. Cumulative bit distributions at 1.8V HTOL stress at 125ºC. Data '1' signal distribution initially increases, but decreases with longer stress time due to the domination of high temperature imprint effect. Data "0" bits tend to reduce with repeated access and cycling.
